



Ápplicant:

Hronik, Stanley A.

Assignee:

Integrated Device Technology, Inc.

Title:

DOUBLE DATA RATE SYNCHRONOUS SRAM WITH 100% BUS

UTILIZATION

Serial No.:

09/347,106

Filed:

July 2, 1999

Examiner:

Unknown

Group Art Unit:

Unknown

Docket No.:

M-7086 US

San Jose, California November 5, 1999

ASSISTANT COMMISSIONER FOR PATENTS Washington, D. C. 20231

INFORMATION DISCLOSURE STATEMENT

Sir:

Pursuant to 37 C.F.R. § 1.56, § 1.97 and § 1.98, the documents listed on the accompanying PTO Form-1449 are called to the attention of the Examiner for the above patent application. Copies of these documents are enclosed.

Citation of these documents shall not be construed as:

- 1. an admission that the documents are necessarily prior art with respect to the instant invention;
- 2. a representation that a search has been made; or
- 3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

I hereby certify that this correspondence is being deposited with the United States Postal Service as First Class Mail in an envelope addressed to: Assistant Commissioner for Patents.
Washington D.C. 20231 on Alon. 5, 1999.

Attorney for Applicant

Date of Signature

Respectfully submitted,

Barmak S. Sani

Attorney for Applicant

Reg. No. 45,068

LAW OFFICES OF SKJERVEN, MORRILL, ecPHERSON, FRANKLIN & FRIEL LLP

25 METRO DRIVE SUITE 700 SAN JOSE, CA 95110

552427 v1

- 1 -

SER. NO. 09/347,106